Generating gate-level electronic circuits on FPGAs through gene expression and morphogenesis closely tied to hardware configuration.