MIPS simulator, which implements reordering of DRAM requests during runtime to reduce the clock cycles during execution