This is a simple processor implemented using single cycle method. It implements 7 instructions of RISCV ISA: lw, sw, add, sub, and, or and beq.